ABSTRACT This paper proposes a detailed equivalent circuit of the pseudo-MOS capacitor structure and subjects it to impedance spectroscopy. We find, using Cole-Cole plots, that three resistance components, which correspond to interface traps, contact resistance, and bulk traps created near the contact, are observed in measurements of a silicon-on-insulator wafer. The simulation results gained from the detailed equivalent circuit proposed here well match the measurement results over the wide frequency range examined.
I. INTRODUCTION
In recent years, silicon-on-insulator (SOI) Metal-OxideSemiconductor-Field-Effect-Transistors (MOSFETs) have been applied to digital integrated circuits to realize various low-power devices [1] . Since the performance of the SOI MOSFET is sensitive to the quality of the SOI wafer, we need a reliable method that can confirm its many physical parameters before subsequent device processing. One of the most interesting technologies is the pseudo ( )-MOSFET, which inverts the structure of the conventional MOSFET and makes it possible to evaluate the low-field mobility simply by loading the metal probes onto the top SOI film of the SOI wafer without any manufacturing process [2] . A recent article subjected the -MOS capacitor structure to capacitance measurements to extract the interface-trap information of the SOI wafer, and the influence of the contact resistance which includes the access resistance has been already clarified [3] , [4] . Previous studies [3] , [4] proposed the equivalent circuit that combines, in series, the capacitance of the buried oxide and the resistance near the contact on the SOI film. This circuit for the -MOS capacitor structure successfully explains the frequency dependency of its capacitance. However, this equivalent circuit is so simple that it fails to consider the ac response resulting from interface traps, bulk traps and so on. The conditions (thickness, doping, trap density, etc) for which the enriched model provides additional information need to be given. A comprehensive model based on the physical mechanisms of the ac response for the -MOS capacitor structure must be constructed to evaluate SOI wafer quality as soon as possible.
This paper analyzes the impedance of the -MOS capacitor structure as a function of the frequency using Cole-Cole plots, which is proposed by Cole and Cole and reveals the relationship between the real and the imaginary parts of the physical component [5] , and then proposes a physics-based equivalent circuit of the -MOS capacitor structure. The dominant physical mechanism over a wide frequency range is clarified. The small capacitance component, of the order of pico farad and cannot be elucidated by conventional C-V measurements, is revealed when the resistance components are comparable to each other. This paper demonstrates the validity of the advanced -MOS based parameter extraction technique based on Cole-Cole plots.
II. MEASUREMENT SETTING
Electrical characteristics are accurately measured using the four probe station provided by HiSOL, Inc. and a handmade conduction vacuum chuck made of Aluminum [6] Personal use is also permitted, but republication/redistribution requires IEEE permission. VOLUME 4, NO. 4, JULY 2016
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. 169 is 40 µm and the probe pressure is 85 g. The probe pitch is 1.27 mm. The whole probe station is covered with a shield-box to suppress electrical and optical noises. A 4-inch bonded SOI wafer is used without creating any Si islands. Nominal thicknesses of the SOI and Buried oxide (BOX) layers are 2.0 µm and 1.0 µm, respectively. Both the SOI layer and the substrate have resistivity of 1∼10 cm and p-type polarity.
An Agilent 4294A precision impedance analyzer is used to analyze the ac response of the -MOS capacitor structure. Figure 1 shows the -MOS capacitor structure when measuring the ac response. Constant dc voltage for V G (gate bias) and superimposed ac signal are applied to the substrate of SOI wafer (called the gate here). The frequency of the ac signal is swept from 40 Hz to 2 MHz. The amplitude of the ac signal is 20 mV. The capacitance given by the Pseudo-MOS capacitor structure is measured as a function of the gate voltage (V G ) using the C p -G p parallel-circuit model. The impedance given by the Pseudo-MOS capacitor structure is measured as a function of the frequency using the |Z|-θ model. Cole-Cole plots are drawn by plotting the real and imaginary parts of the impedance on the complex plane and a semicircle is found on the plane when the material behaves as a parallel circuit of resistance R and capacitance C, as shown in Fig. 2 . Impedance (Z) of the RC parallel circuit is expressed as
The semicircle gives the following relation.
According to eq. (2), the radius of the semicircle gives the half value of the resistance component (R/2), and its peak frequency is expressed as f p =ω/2π =1/(2π RC) [7] - [9] . Figure 3 shows the measured capacitance of the -MOS capacitor structure at two frequencies. At the high frequency, the measured capacitance degrades due to the contact resistance as already reported in [3] and [4] . . Since the radius of the semicircle in the middle frequency range decreases as probe number increases, it is expected that the resistance component in the middle frequency range is responsible for the contact resistance between the probe and SOI layer [3] . This is acceptable because multiple probes form a parallel circuit. We discovered that that the capacitance component of the semicircle in the high frequency range is almost independent of the gate bias (a few pF). It is expected that the capacitance component stems from the current component flowing on the top surface of the SOI wafer because of its rapid response to the high frequency signal. By the surface ac current, we mean the displacement current of the surface charge of the SOI wafer. It is anticipated that such displacement of the surface charge consists of an additional capacitance component to the substrate. This capacitance component is, for the -MOS capacitor structure, so small that it is difficult to extract from the standard C-V curve, but it is successfully shown with the Cole-Cole plot for the first time. Since the resistance component of the semicircle in the high frequency range strongly depends on gate bias, this resistance component is not primarily due to the substrate resistance. We guess that the resistance component is created by the bulk traps formed by the pressure of the probes. The resistance component stemming from the contact and the bulk traps strongly depends on the magnitude of the gate voltage [10] . It is anticipated that the semicircle in the low frequency range stems from interface traps between the SOI layer and the BOX layer or between the BOX layer and the substrate as already reported in the analysis of standard MOSFET [10] , [11] . Figure 6 shows the equivalent circuit proposed in previous studies [3] , [4] . The calculation result yielded the model given by Fig. 6 is shown by the solid line in Fig. 7 for comparison with the experimental result. Parameter values 
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IV. EQUIVALENT CIRCUIT MODEL
Rpr Citsoi Cssb
Rpa Cpa Cox assumed for R ch and C ox are equal to those for R pr and C ox summarized in Table 1 . The model shown in Fig. 6 does not result in any semicircles in Fig. 7 because the model has no parallel circuit of resistance R and capacitance C. This reveals that the equivalent circuit model proposed here is superior to that shown in Fig. 6 [3] , [4] . Our impedance analysis yielded the physics-based equivalent circuit of the -MOSFET proposed in Fig. 8 . C ox is the capacitance of the BOX layer. C ssb and C ssoi are the semiconductor capacitance of the substrate and the SOI layer itself, respectively. C itsb and R itsb are the capacitance and resistance components associated with the interface traps at the BOX layer/substrate interface. C itsoi and R itsoi are the capacitance and resistance components associated with the interface traps at the SOI layer/BOX layer interface. R pr is the contact resistance. C pr and R it are the capacitance and resistance components associated with bulk traps created near the probe contact. C pa and VOLUME 4, NO. 4, JULY 2016 171 R pa are the capacitance and resistance components associated with the current flowing on the top surface of the SOI wafer. When the frequency of the applied ac voltage is low, the impedance yielded by C pr and R it is very large in comparison to R pr . In the same way, the impedance yielded by C pa and R pa is also very large in comparison to the impedance of the SOI wafer itself. By eliminating the ac response of the interface traps, the model proposed here is reduced to the simplified model [3] , [4] . Table 1 . Values of C ssb and C ssoi are estimated from the doping concentration of each layer. Values of C itsb and C itsoi are calculated by assuming that the interface trap density is of the order of 10 12 /eV·cm 2 . Maximal error between the simulation result and the measurement result is less than 10 % over the whole frequency range. The simulation results successfully trace the measurement results for both negative and positive gate bias conditions over the wide frequency range examined. The equivalent circuit proposed here will be applicable to the analysis of wafers with an ultrathin SOI layer although the adjustment of some parameters, for example the decrease and increase in the contact resistance and the depletion capacitance, will be needed.
Figures 10(a) and 10(b) show the simulation results of the Cole-Cole plots for V G = -10V and V G = 20V with the parameter of interface trap density; the time constant with a constant value is a tentative assumption. Numerical orders of the interface trap densities at the BOX layer/substrate interface and at the SOI layer/BOX interface are modified.
The aspect of the change in the curve's shape is almost identical between Figs. 10(a) and 10(b). In the case of high interface trap density, the radius of the semicircle in the low frequency range is diminished because we do not assume a variable time constant tentatively. In addition, the total resistance between the gate terminal (the chuck stage) and the contact (the probe) decreases. Therefore, the influence of the impedance component (1/jωC ox ) appears in the Cole-Cole plot curve. On the other hand, the radius of the semicircle in the low frequency range increases in the case of low interface trap density. Thus, the Cole-Cole plot for the -MOS capacitor structure enables advanced parameter extraction for the interface trap density by carefully fitting the experimental result to the circuit model proposed here for both the resistance component and the capacitance component.
V. CONCLUSION
Various aspects of the ac impedance of the -MOS capacitor structure were analyzed. Three semicircles, which 172 VOLUME 4, NO. 4, JULY 2016
correspond to interface traps, probe contact resistance, and bulk traps, were found in Cole-Cole plots created from low, middle and high frequency range measurements. Simulations using the physics-based equivalent circuit model proposed here successfully matched the measurement results over a wide range of frequencies. The equivalent circuit model proposed here will enable us to quantitatively extract physical parameters of SOI wafers like interface trap density from their Cole-Cole plots.
